Picture for Udayan Ganguly

Udayan Ganguly

Non-Ideal Program-Time Conservation in Charge Trap Flash for Deep Learning

Add code
Jul 12, 2023
Viaarxiv icon

A Temporally and Spatially Local Spike-based Backpropagation Algorithm to Enable Training in Hardware

Add code
Jul 20, 2022
Figure 1 for A Temporally and Spatially Local Spike-based Backpropagation Algorithm to Enable Training in Hardware
Figure 2 for A Temporally and Spatially Local Spike-based Backpropagation Algorithm to Enable Training in Hardware
Figure 3 for A Temporally and Spatially Local Spike-based Backpropagation Algorithm to Enable Training in Hardware
Figure 4 for A Temporally and Spatially Local Spike-based Backpropagation Algorithm to Enable Training in Hardware
Viaarxiv icon

Algorithm For 3D-Chemotaxis Using Spiking Neural Network

Add code
Jun 30, 2021
Figure 1 for Algorithm For 3D-Chemotaxis Using Spiking Neural Network
Figure 2 for Algorithm For 3D-Chemotaxis Using Spiking Neural Network
Viaarxiv icon

Spiking-GAN: A Spiking Generative Adversarial Network Using Time-To-First-Spike Coding

Add code
Jun 29, 2021
Figure 1 for Spiking-GAN: A Spiking Generative Adversarial Network Using Time-To-First-Spike Coding
Figure 2 for Spiking-GAN: A Spiking Generative Adversarial Network Using Time-To-First-Spike Coding
Figure 3 for Spiking-GAN: A Spiking Generative Adversarial Network Using Time-To-First-Spike Coding
Figure 4 for Spiking-GAN: A Spiking Generative Adversarial Network Using Time-To-First-Spike Coding
Viaarxiv icon

Simplified Klinokinesis using Spiking Neural Networks for Resource-Constrained Navigation on the Neuromorphic Processor Loihi

Add code
May 04, 2021
Viaarxiv icon

Hardware-Friendly Synaptic Orders and Timescales in Liquid State Machines for Speech Classification

Add code
Apr 29, 2021
Figure 1 for Hardware-Friendly Synaptic Orders and Timescales in Liquid State Machines for Speech Classification
Figure 2 for Hardware-Friendly Synaptic Orders and Timescales in Liquid State Machines for Speech Classification
Figure 3 for Hardware-Friendly Synaptic Orders and Timescales in Liquid State Machines for Speech Classification
Figure 4 for Hardware-Friendly Synaptic Orders and Timescales in Liquid State Machines for Speech Classification
Viaarxiv icon

Adaptive Chemotaxis for improved Contour Tracking using Spiking Neural Networks

Add code
Aug 01, 2020
Figure 1 for Adaptive Chemotaxis for improved Contour Tracking using Spiking Neural Networks
Figure 2 for Adaptive Chemotaxis for improved Contour Tracking using Spiking Neural Networks
Figure 3 for Adaptive Chemotaxis for improved Contour Tracking using Spiking Neural Networks
Figure 4 for Adaptive Chemotaxis for improved Contour Tracking using Spiking Neural Networks
Viaarxiv icon

Band-to-Band Tunneling based Ultra-Energy Efficient Silicon Neuron

Add code
Feb 26, 2019
Figure 1 for Band-to-Band Tunneling based Ultra-Energy Efficient Silicon Neuron
Figure 2 for Band-to-Band Tunneling based Ultra-Energy Efficient Silicon Neuron
Figure 3 for Band-to-Band Tunneling based Ultra-Energy Efficient Silicon Neuron
Figure 4 for Band-to-Band Tunneling based Ultra-Energy Efficient Silicon Neuron
Viaarxiv icon

Predicting Performance using Approximate State Space Model for Liquid State Machines

Add code
Jan 18, 2019
Figure 1 for Predicting Performance using Approximate State Space Model for Liquid State Machines
Figure 2 for Predicting Performance using Approximate State Space Model for Liquid State Machines
Figure 3 for Predicting Performance using Approximate State Space Model for Liquid State Machines
Figure 4 for Predicting Performance using Approximate State Space Model for Liquid State Machines
Viaarxiv icon

A case for multiple and parallel RRAMs as synaptic model for training SNNs

Add code
Mar 13, 2018
Figure 1 for A case for multiple and parallel RRAMs as synaptic model for training SNNs
Figure 2 for A case for multiple and parallel RRAMs as synaptic model for training SNNs
Figure 3 for A case for multiple and parallel RRAMs as synaptic model for training SNNs
Figure 4 for A case for multiple and parallel RRAMs as synaptic model for training SNNs
Viaarxiv icon