Picture for Martin Kumm

Martin Kumm

Hardware-aware Design of Multiplierless Second-Order IIR Filters with Minimum Adders

Add code
Aug 03, 2021
Figure 1 for Hardware-aware Design of Multiplierless Second-Order IIR Filters with Minimum Adders
Figure 2 for Hardware-aware Design of Multiplierless Second-Order IIR Filters with Minimum Adders
Figure 3 for Hardware-aware Design of Multiplierless Second-Order IIR Filters with Minimum Adders
Figure 4 for Hardware-aware Design of Multiplierless Second-Order IIR Filters with Minimum Adders
Viaarxiv icon

Efficient Error-Tolerant Quantized Neural Network Accelerators

Add code
Dec 16, 2019
Figure 1 for Efficient Error-Tolerant Quantized Neural Network Accelerators
Figure 2 for Efficient Error-Tolerant Quantized Neural Network Accelerators
Figure 3 for Efficient Error-Tolerant Quantized Neural Network Accelerators
Figure 4 for Efficient Error-Tolerant Quantized Neural Network Accelerators
Viaarxiv icon

AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers

Add code
Nov 19, 2019
Figure 1 for AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers
Figure 2 for AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers
Figure 3 for AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers
Figure 4 for AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers
Viaarxiv icon

Unrolling Ternary Neural Networks

Add code
Sep 09, 2019
Figure 1 for Unrolling Ternary Neural Networks
Figure 2 for Unrolling Ternary Neural Networks
Figure 3 for Unrolling Ternary Neural Networks
Figure 4 for Unrolling Ternary Neural Networks
Viaarxiv icon