Picture for Hamid Sarbazi-Azad

Hamid Sarbazi-Azad

An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration

Add code
May 04, 2020
Figure 1 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 2 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 3 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 4 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Viaarxiv icon

ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning

Add code
Jan 09, 2019
Figure 1 for ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning
Figure 2 for ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning
Figure 3 for ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning
Figure 4 for ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning
Viaarxiv icon

A Heuristic Routing Mechanism Using a New Addressing Scheme

Add code
Oct 10, 2007
Figure 1 for A Heuristic Routing Mechanism Using a New Addressing Scheme
Figure 2 for A Heuristic Routing Mechanism Using a New Addressing Scheme
Viaarxiv icon