An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration

Add code
May 04, 2020
Figure 1 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 2 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 3 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 4 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration

Share this with someone who'll enjoy it:

View paper onarxiv icon

Share this with someone who'll enjoy it: