Picture for Adrian Cristal Kestelman

Adrian Cristal Kestelman

An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration

Add code
May 04, 2020
Figure 1 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 2 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 3 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 4 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Viaarxiv icon

TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture

Add code
May 14, 2019
Figure 1 for TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture
Figure 2 for TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture
Figure 3 for TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture
Figure 4 for TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture
Viaarxiv icon

Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults

Add code
Mar 29, 2019
Figure 1 for Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults
Figure 2 for Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults
Viaarxiv icon