Picture for Carsten Andrich

Carsten Andrich

BIRA: A Spherical Bistatic Reflectivity Measurement System

Add code
Jul 18, 2024
Viaarxiv icon

Sounding-Based Evaluation of Multi-Sensor ISAC Networks for Drone Applications: Measurement and Simulation Perspectives

Add code
Feb 26, 2024
Viaarxiv icon

Accelerating Innovation in 6G Research: Real-Time Capable SDR System Architecture for Rapid Prototyping

Add code
Feb 22, 2024
Figure 1 for Accelerating Innovation in 6G Research: Real-Time Capable SDR System Architecture for Rapid Prototyping
Figure 2 for Accelerating Innovation in 6G Research: Real-Time Capable SDR System Architecture for Rapid Prototyping
Figure 3 for Accelerating Innovation in 6G Research: Real-Time Capable SDR System Architecture for Rapid Prototyping
Figure 4 for Accelerating Innovation in 6G Research: Real-Time Capable SDR System Architecture for Rapid Prototyping
Viaarxiv icon

Modelling Micro-Doppler Signature of Drone Propellers in Distributed ISAC

Add code
Jan 25, 2024
Viaarxiv icon

Static Reflectivity and Micro-Doppler Signature of Drones for Distributed ICAS

Add code
Jan 25, 2024
Viaarxiv icon

Receiver Bandwidth Extension Beyond Nyquist Using Channel Bonding

Add code
Oct 14, 2022
Figure 1 for Receiver Bandwidth Extension Beyond Nyquist Using Channel Bonding
Figure 2 for Receiver Bandwidth Extension Beyond Nyquist Using Channel Bonding
Figure 3 for Receiver Bandwidth Extension Beyond Nyquist Using Channel Bonding
Figure 4 for Receiver Bandwidth Extension Beyond Nyquist Using Channel Bonding
Viaarxiv icon

Measurement Testbed for Radar and Emitter Localization of UAV at 3.75 GHz

Add code
Oct 13, 2022
Figure 1 for Measurement Testbed for Radar and Emitter Localization of UAV at 3.75 GHz
Figure 2 for Measurement Testbed for Radar and Emitter Localization of UAV at 3.75 GHz
Figure 3 for Measurement Testbed for Radar and Emitter Localization of UAV at 3.75 GHz
Figure 4 for Measurement Testbed for Radar and Emitter Localization of UAV at 3.75 GHz
Viaarxiv icon

Low-Latency Analog-to-Analog Signal Processing using PC Hardware and USRPs

Add code
Oct 12, 2022
Figure 1 for Low-Latency Analog-to-Analog Signal Processing using PC Hardware and USRPs
Figure 2 for Low-Latency Analog-to-Analog Signal Processing using PC Hardware and USRPs
Figure 3 for Low-Latency Analog-to-Analog Signal Processing using PC Hardware and USRPs
Figure 4 for Low-Latency Analog-to-Analog Signal Processing using PC Hardware and USRPs
Viaarxiv icon