Picture for Caleb Terrill

Caleb Terrill

LDPC Decoding with Degree-Specific Neural Message Weights and RCQ Decoding

Add code
Oct 24, 2023
Viaarxiv icon

Reconstruction-Computation-Quantization (RCQ): A Paradigm for Low Bit Width LDPC Decoding

Add code
Nov 17, 2021
Figure 1 for Reconstruction-Computation-Quantization (RCQ): A Paradigm for Low Bit Width LDPC Decoding
Figure 2 for Reconstruction-Computation-Quantization (RCQ): A Paradigm for Low Bit Width LDPC Decoding
Figure 3 for Reconstruction-Computation-Quantization (RCQ): A Paradigm for Low Bit Width LDPC Decoding
Figure 4 for Reconstruction-Computation-Quantization (RCQ): A Paradigm for Low Bit Width LDPC Decoding
Viaarxiv icon

BEANNA: A Binary-Enabled Architecture for Neural Network Acceleration

Add code
Aug 04, 2021
Figure 1 for BEANNA: A Binary-Enabled Architecture for Neural Network Acceleration
Figure 2 for BEANNA: A Binary-Enabled Architecture for Neural Network Acceleration
Figure 3 for BEANNA: A Binary-Enabled Architecture for Neural Network Acceleration
Figure 4 for BEANNA: A Binary-Enabled Architecture for Neural Network Acceleration
Viaarxiv icon

FPGA Implementations of Layered MinSum LDPC Decoders Using RCQ Message Passing

Add code
Apr 19, 2021
Figure 1 for FPGA Implementations of Layered MinSum LDPC Decoders Using RCQ Message Passing
Figure 2 for FPGA Implementations of Layered MinSum LDPC Decoders Using RCQ Message Passing
Figure 3 for FPGA Implementations of Layered MinSum LDPC Decoders Using RCQ Message Passing
Figure 4 for FPGA Implementations of Layered MinSum LDPC Decoders Using RCQ Message Passing
Viaarxiv icon