Picture for Alexios Balatsoukas-Stimming

Alexios Balatsoukas-Stimming

An SDR-Based Monostatic Wi-Fi System with Analog Self-Interference Cancellation for Sensing

Add code
Dec 11, 2024
Viaarxiv icon

Hardware Implementation of Projection-Aggregation Decoders for Reed-Muller Codes

Add code
Aug 20, 2024
Viaarxiv icon

A Machine Learning Approach for Simultaneous Demapping of QAM and APSK Constellations

Add code
May 16, 2024
Viaarxiv icon

A High-Performance and Low-Complexity 5G LDPC Decoder: Algorithm and Implementation

Add code
Oct 24, 2023
Viaarxiv icon

Band-of-Interest-based Channel Impulse Response Fusion for Breathing Rate Estimation with UWB

Add code
Feb 06, 2023
Viaarxiv icon

Single-anchor UWB Localization using Channel Impulse Response Distributions

Add code
Nov 08, 2022
Viaarxiv icon

Recursive/Iterative unique Projection-Aggregation of RM codes

Add code
Oct 28, 2022
Viaarxiv icon

Reducing the Error Floor of the Sign-Preserving Min-Sum LDPC Decoder via Message Weighting of Low-Degree Variable Nodes

Add code
Jun 23, 2022
Figure 1 for Reducing the Error Floor of the Sign-Preserving Min-Sum LDPC Decoder via Message Weighting of Low-Degree Variable Nodes
Figure 2 for Reducing the Error Floor of the Sign-Preserving Min-Sum LDPC Decoder via Message Weighting of Low-Degree Variable Nodes
Viaarxiv icon

A Soft-Aided Staircase Decoder Using Three-Level Channel Reliabilities

Add code
Mar 18, 2021
Figure 1 for A Soft-Aided Staircase Decoder Using Three-Level Channel Reliabilities
Figure 2 for A Soft-Aided Staircase Decoder Using Three-Level Channel Reliabilities
Figure 3 for A Soft-Aided Staircase Decoder Using Three-Level Channel Reliabilities
Figure 4 for A Soft-Aided Staircase Decoder Using Three-Level Channel Reliabilities
Viaarxiv icon

On the Implementation Complexity of Digital Full-Duplex Self-Interference Cancellation

Add code
Jan 09, 2021
Figure 1 for On the Implementation Complexity of Digital Full-Duplex Self-Interference Cancellation
Figure 2 for On the Implementation Complexity of Digital Full-Duplex Self-Interference Cancellation
Figure 3 for On the Implementation Complexity of Digital Full-Duplex Self-Interference Cancellation
Figure 4 for On the Implementation Complexity of Digital Full-Duplex Self-Interference Cancellation
Viaarxiv icon