Picture for Alessandro Savino

Alessandro Savino

CARACAS: vehiCular ArchitectuRe for detAiled Can Attacks Simulation

Add code
Jun 11, 2024
Viaarxiv icon

R-CONV: An Analytical Approach for Efficient Data Reconstruction via Convolutional Gradients

Add code
Jun 06, 2024
Viaarxiv icon

SpikeExplorer: hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA

Add code
Apr 04, 2024
Viaarxiv icon

SpikingJET: Enhancing Fault Injection for Fully and Convolutional Spiking Neural Networks

Add code
Mar 30, 2024
Viaarxiv icon

Spiker+: a framework for the generation of efficient Spiking Neural Networks FPGA accelerators for inference at the edge

Add code
Jan 02, 2024
Viaarxiv icon

Design Space Exploration of Approximate Computing Techniques with a Reinforcement Learning Approach

Add code
Dec 29, 2023
Viaarxiv icon

Security layers and related services within the Horizon Europe NEUROPULS project

Add code
Dec 14, 2023
Figure 1 for Security layers and related services within the Horizon Europe NEUROPULS project
Figure 2 for Security layers and related services within the Horizon Europe NEUROPULS project
Figure 3 for Security layers and related services within the Horizon Europe NEUROPULS project
Figure 4 for Security layers and related services within the Horizon Europe NEUROPULS project
Viaarxiv icon

NEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS

Add code
May 04, 2023
Figure 1 for NEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS
Figure 2 for NEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS
Viaarxiv icon

Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies

Add code
May 02, 2023
Figure 1 for Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies
Figure 2 for Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies
Figure 3 for Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies
Figure 4 for Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies
Viaarxiv icon

FPGA-optimized Hardware acceleration for Spiking Neural Networks

Add code
Jan 18, 2022
Figure 1 for FPGA-optimized Hardware acceleration for Spiking Neural Networks
Figure 2 for FPGA-optimized Hardware acceleration for Spiking Neural Networks
Figure 3 for FPGA-optimized Hardware acceleration for Spiking Neural Networks
Figure 4 for FPGA-optimized Hardware acceleration for Spiking Neural Networks
Viaarxiv icon