Picture for Fabio Pavanello

Fabio Pavanello

Invited: Neuromorphic architectures based on augmented silicon photonics platforms

Add code
Jul 07, 2024
Viaarxiv icon

The Impact of Feature Representation on the Accuracy of Photonic Neural Networks

Add code
Jun 26, 2024
Viaarxiv icon

Security layers and related services within the Horizon Europe NEUROPULS project

Add code
Dec 14, 2023
Figure 1 for Security layers and related services within the Horizon Europe NEUROPULS project
Figure 2 for Security layers and related services within the Horizon Europe NEUROPULS project
Figure 3 for Security layers and related services within the Horizon Europe NEUROPULS project
Figure 4 for Security layers and related services within the Horizon Europe NEUROPULS project
Viaarxiv icon

NEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS

Add code
May 04, 2023
Figure 1 for NEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS
Figure 2 for NEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS
Viaarxiv icon

Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies

Add code
May 02, 2023
Figure 1 for Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies
Figure 2 for Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies
Figure 3 for Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies
Figure 4 for Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies
Viaarxiv icon

Hitless memory-reconfigurable photonic reservoir computing architecture

Add code
Jul 13, 2022
Figure 1 for Hitless memory-reconfigurable photonic reservoir computing architecture
Figure 2 for Hitless memory-reconfigurable photonic reservoir computing architecture
Figure 3 for Hitless memory-reconfigurable photonic reservoir computing architecture
Figure 4 for Hitless memory-reconfigurable photonic reservoir computing architecture
Viaarxiv icon