Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs

Add code
Nov 21, 2018
Figure 1 for Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
Figure 2 for Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
Figure 3 for Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
Figure 4 for Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs

Share this with someone who'll enjoy it:

View paper onarxiv icon

Share this with someone who'll enjoy it: