Picture for Tingyuan Liang

Tingyuan Liang

FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications

Add code
Jul 01, 2020
Figure 1 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 2 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 3 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 4 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Viaarxiv icon

Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis

Add code
May 06, 2019
Figure 1 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis
Figure 2 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis
Figure 3 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis
Figure 4 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis
Viaarxiv icon