Picture for Mahesh Chandra

Mahesh Chandra

On the Implementation of Fixed-point Exponential Function for Machine Learning and Signal Processing Accelerators

Add code
Dec 04, 2021
Figure 1 for On the Implementation of Fixed-point Exponential Function for Machine Learning and Signal Processing Accelerators
Figure 2 for On the Implementation of Fixed-point Exponential Function for Machine Learning and Signal Processing Accelerators
Figure 3 for On the Implementation of Fixed-point Exponential Function for Machine Learning and Signal Processing Accelerators
Figure 4 for On the Implementation of Fixed-point Exponential Function for Machine Learning and Signal Processing Accelerators
Viaarxiv icon

On the Impact of Partial Sums on Interconnect Bandwidth and Memory Accesses in a DNN Accelerator

Add code
Nov 02, 2020
Figure 1 for On the Impact of Partial Sums on Interconnect Bandwidth and Memory Accesses in a DNN Accelerator
Figure 2 for On the Impact of Partial Sums on Interconnect Bandwidth and Memory Accesses in a DNN Accelerator
Figure 3 for On the Impact of Partial Sums on Interconnect Bandwidth and Memory Accesses in a DNN Accelerator
Figure 4 for On the Impact of Partial Sums on Interconnect Bandwidth and Memory Accesses in a DNN Accelerator
Viaarxiv icon

Comparative Analysis of Polynomial and Rational Approximations of Hyperbolic Tangent Function for VLSI Implementation

Add code
Jul 13, 2020
Figure 1 for Comparative Analysis of Polynomial and Rational Approximations of Hyperbolic Tangent Function for VLSI Implementation
Figure 2 for Comparative Analysis of Polynomial and Rational Approximations of Hyperbolic Tangent Function for VLSI Implementation
Figure 3 for Comparative Analysis of Polynomial and Rational Approximations of Hyperbolic Tangent Function for VLSI Implementation
Figure 4 for Comparative Analysis of Polynomial and Rational Approximations of Hyperbolic Tangent Function for VLSI Implementation
Viaarxiv icon

Hardware Implementation of Hyperbolic Tangent Function using Catmull-Rom Spline Interpolation

Add code
Jul 13, 2020
Figure 1 for Hardware Implementation of Hyperbolic Tangent Function using Catmull-Rom Spline Interpolation
Figure 2 for Hardware Implementation of Hyperbolic Tangent Function using Catmull-Rom Spline Interpolation
Figure 3 for Hardware Implementation of Hyperbolic Tangent Function using Catmull-Rom Spline Interpolation
Figure 4 for Hardware Implementation of Hyperbolic Tangent Function using Catmull-Rom Spline Interpolation
Viaarxiv icon

DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator

Add code
Jun 26, 2020
Figure 1 for DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator
Figure 2 for DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator
Figure 3 for DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator
Figure 4 for DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator
Viaarxiv icon

Spoken Language Identification Using Hybrid Feature Extraction Methods

Add code
Mar 29, 2010
Figure 1 for Spoken Language Identification Using Hybrid Feature Extraction Methods
Figure 2 for Spoken Language Identification Using Hybrid Feature Extraction Methods
Figure 3 for Spoken Language Identification Using Hybrid Feature Extraction Methods
Figure 4 for Spoken Language Identification Using Hybrid Feature Extraction Methods
Viaarxiv icon