Picture for Shreyas Ravishankar

Shreyas Ravishankar

DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator

Add code
Jun 26, 2020
Figure 1 for DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator
Figure 2 for DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator
Figure 3 for DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator
Figure 4 for DRACO: Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator
Viaarxiv icon