Picture for Debanjan Bhowmik

Debanjan Bhowmik

Supervised Learning Using a Dressed Quantum Network with "Super Compressed Encoding": Algorithm and Quantum-Hardware-Based Implementation

Add code
Jul 20, 2020
Figure 1 for Supervised Learning Using a Dressed Quantum Network with "Super Compressed Encoding": Algorithm and Quantum-Hardware-Based Implementation
Figure 2 for Supervised Learning Using a Dressed Quantum Network with "Super Compressed Encoding": Algorithm and Quantum-Hardware-Based Implementation
Figure 3 for Supervised Learning Using a Dressed Quantum Network with "Super Compressed Encoding": Algorithm and Quantum-Hardware-Based Implementation
Figure 4 for Supervised Learning Using a Dressed Quantum Network with "Super Compressed Encoding": Algorithm and Quantum-Hardware-Based Implementation
Viaarxiv icon

Comparing domain wall synapse with other Non Volatile Memory devices for on-chip learning in Analog Hardware Neural Network

Add code
Oct 28, 2019
Figure 1 for Comparing domain wall synapse with other Non Volatile Memory devices for on-chip learning in Analog Hardware Neural Network
Figure 2 for Comparing domain wall synapse with other Non Volatile Memory devices for on-chip learning in Analog Hardware Neural Network
Figure 3 for Comparing domain wall synapse with other Non Volatile Memory devices for on-chip learning in Analog Hardware Neural Network
Figure 4 for Comparing domain wall synapse with other Non Volatile Memory devices for on-chip learning in Analog Hardware Neural Network
Viaarxiv icon

On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network

Add code
Jul 01, 2019
Figure 1 for On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network
Figure 2 for On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network
Figure 3 for On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network
Figure 4 for On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network
Viaarxiv icon

On-chip learning for domain wall synapse based Fully Connected Neural Network

Add code
Nov 25, 2018
Figure 1 for On-chip learning for domain wall synapse based Fully Connected Neural Network
Figure 2 for On-chip learning for domain wall synapse based Fully Connected Neural Network
Figure 3 for On-chip learning for domain wall synapse based Fully Connected Neural Network
Figure 4 for On-chip learning for domain wall synapse based Fully Connected Neural Network
Viaarxiv icon