Picture for Jocelyn Serot

Jocelyn Serot

LASMEA

Accelerating CNN inference on FPGAs: A Survey

Add code
May 26, 2018
Figure 1 for Accelerating CNN inference on FPGAs: A Survey
Figure 2 for Accelerating CNN inference on FPGAs: A Survey
Figure 3 for Accelerating CNN inference on FPGAs: A Survey
Figure 4 for Accelerating CNN inference on FPGAs: A Survey
Viaarxiv icon

Tactics to Directly Map CNN graphs on Embedded FPGAs

Add code
Nov 20, 2017
Figure 1 for Tactics to Directly Map CNN graphs on Embedded FPGAs
Figure 2 for Tactics to Directly Map CNN graphs on Embedded FPGAs
Figure 3 for Tactics to Directly Map CNN graphs on Embedded FPGAs
Figure 4 for Tactics to Directly Map CNN graphs on Embedded FPGAs
Viaarxiv icon

A Holistic Approach for Optimizing DSP Block Utilization of a CNN implementation on FPGA

Add code
Mar 21, 2017
Figure 1 for A Holistic Approach for Optimizing DSP Block Utilization of a CNN implementation on FPGA
Figure 2 for A Holistic Approach for Optimizing DSP Block Utilization of a CNN implementation on FPGA
Figure 3 for A Holistic Approach for Optimizing DSP Block Utilization of a CNN implementation on FPGA
Figure 4 for A Holistic Approach for Optimizing DSP Block Utilization of a CNN implementation on FPGA
Viaarxiv icon