Picture for Hossein Valavi

Hossein Valavi

The Landscape of Matrix Factorization Revisited

Add code
Feb 27, 2020
Figure 1 for The Landscape of Matrix Factorization Revisited
Viaarxiv icon

A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing

Add code
Nov 09, 2018
Figure 1 for A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing
Figure 2 for A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing
Figure 3 for A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing
Figure 4 for A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing
Viaarxiv icon