Picture for Hiroshi Nakano

Hiroshi Nakano

Hardware-Accelerated Event-Graph Neural Networks for Low-Latency Time-Series Classification on SoC FPGA

Add code
Mar 09, 2025
Viaarxiv icon