A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA

Add code
May 07, 2017
Figure 1 for A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA
Figure 2 for A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA
Figure 3 for A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA
Figure 4 for A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA

Share this with someone who'll enjoy it:

View paper onarxiv icon

Share this with someone who'll enjoy it: