Picture for Tetsuya Iizuka

Tetsuya Iizuka

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons

Add code
Sep 18, 2024
Viaarxiv icon

CMOS-based area-and-power-efficient neuron and synapse circuits for time-domain analog spiking neural networks

Add code
Aug 25, 2022
Figure 1 for CMOS-based area-and-power-efficient neuron and synapse circuits for time-domain analog spiking neural networks
Figure 2 for CMOS-based area-and-power-efficient neuron and synapse circuits for time-domain analog spiking neural networks
Figure 3 for CMOS-based area-and-power-efficient neuron and synapse circuits for time-domain analog spiking neural networks
Figure 4 for CMOS-based area-and-power-efficient neuron and synapse circuits for time-domain analog spiking neural networks
Viaarxiv icon