Picture for Naresh R. Shanbhag

Naresh R. Shanbhag

On the Robustness of Randomized Ensembles to Adversarial Perturbations

Add code
Feb 06, 2023
Viaarxiv icon

Adversarial Vulnerability of Randomized Ensembles

Add code
Jun 14, 2022
Figure 1 for Adversarial Vulnerability of Randomized Ensembles
Figure 2 for Adversarial Vulnerability of Randomized Ensembles
Figure 3 for Adversarial Vulnerability of Randomized Ensembles
Figure 4 for Adversarial Vulnerability of Randomized Ensembles
Viaarxiv icon

Generalized Depthwise-Separable Convolutions for Adversarially Robust and Efficient Neural Networks

Add code
Nov 06, 2021
Figure 1 for Generalized Depthwise-Separable Convolutions for Adversarially Robust and Efficient Neural Networks
Figure 2 for Generalized Depthwise-Separable Convolutions for Adversarially Robust and Efficient Neural Networks
Figure 3 for Generalized Depthwise-Separable Convolutions for Adversarially Robust and Efficient Neural Networks
Figure 4 for Generalized Depthwise-Separable Convolutions for Adversarially Robust and Efficient Neural Networks
Viaarxiv icon

Robustifying $\ell_\infty$ Adversarial Training to the Union of Perturbation Models

Add code
Jun 11, 2021
Figure 1 for Robustifying $\ell_\infty$ Adversarial Training to the Union of Perturbation Models
Figure 2 for Robustifying $\ell_\infty$ Adversarial Training to the Union of Perturbation Models
Figure 3 for Robustifying $\ell_\infty$ Adversarial Training to the Union of Perturbation Models
Figure 4 for Robustifying $\ell_\infty$ Adversarial Training to the Union of Perturbation Models
Viaarxiv icon

Fundamental Limits on Energy-Delay-Accuracy of In-memory Architectures in Inference Applications

Add code
Dec 25, 2020
Figure 1 for Fundamental Limits on Energy-Delay-Accuracy of In-memory Architectures in Inference Applications
Figure 2 for Fundamental Limits on Energy-Delay-Accuracy of In-memory Architectures in Inference Applications
Figure 3 for Fundamental Limits on Energy-Delay-Accuracy of In-memory Architectures in Inference Applications
Figure 4 for Fundamental Limits on Energy-Delay-Accuracy of In-memory Architectures in Inference Applications
Viaarxiv icon

Energy-efficient Machine Learning in Silicon: A Communications-inspired Approach

Add code
Oct 25, 2016
Figure 1 for Energy-efficient Machine Learning in Silicon: A Communications-inspired Approach
Figure 2 for Energy-efficient Machine Learning in Silicon: A Communications-inspired Approach
Figure 3 for Energy-efficient Machine Learning in Silicon: A Communications-inspired Approach
Figure 4 for Energy-efficient Machine Learning in Silicon: A Communications-inspired Approach
Viaarxiv icon