Picture for Keshab K. Parhi

Keshab K. Parhi

SpikePipe: Accelerated Training of Spiking Neural Networks via Inter-Layer Pipelining and Multiprocessor Scheduling

Add code
Jun 11, 2024
Viaarxiv icon

Robust Clustering using Hyperdimensional Computing

Add code
Dec 05, 2023
Viaarxiv icon

Quantum Circuits for Stabilizer Error Correcting Codes: A Tutorial

Add code
Sep 21, 2023
Viaarxiv icon

Systematic Design and Optimization of Quantum Circuits for Stabilizer Codes

Add code
Sep 21, 2023
Viaarxiv icon

A Low-Latency FFT-IFFT Cascade Architecture

Add code
Sep 16, 2023
Viaarxiv icon

NTT-Based Polynomial Modular Multiplication for Homomorphic Encryption: A Tutorial

Add code
Jun 21, 2023
Viaarxiv icon

Tensor Decomposition for Model Reduction in Neural Networks: A Review

Add code
Apr 26, 2023
Viaarxiv icon

Multi-Channel FFT Architectures Designed via Folding and Interleaving

Add code
Feb 19, 2022
Figure 1 for Multi-Channel FFT Architectures Designed via Folding and Interleaving
Figure 2 for Multi-Channel FFT Architectures Designed via Folding and Interleaving
Figure 3 for Multi-Channel FFT Architectures Designed via Folding and Interleaving
Figure 4 for Multi-Channel FFT Architectures Designed via Folding and Interleaving
Viaarxiv icon

LayerPipe: Accelerating Deep Neural Network Training by Intra-Layer and Inter-Layer Gradient Pipelining and Multiprocessor Scheduling

Add code
Aug 14, 2021
Figure 1 for LayerPipe: Accelerating Deep Neural Network Training by Intra-Layer and Inter-Layer Gradient Pipelining and Multiprocessor Scheduling
Figure 2 for LayerPipe: Accelerating Deep Neural Network Training by Intra-Layer and Inter-Layer Gradient Pipelining and Multiprocessor Scheduling
Figure 3 for LayerPipe: Accelerating Deep Neural Network Training by Intra-Layer and Inter-Layer Gradient Pipelining and Multiprocessor Scheduling
Figure 4 for LayerPipe: Accelerating Deep Neural Network Training by Intra-Layer and Inter-Layer Gradient Pipelining and Multiprocessor Scheduling
Viaarxiv icon

Teaching Digital Signal Processing by Partial Flipping, Active Learning and Visualization

Add code
Jan 31, 2021
Figure 1 for Teaching Digital Signal Processing by Partial Flipping, Active Learning and Visualization
Figure 2 for Teaching Digital Signal Processing by Partial Flipping, Active Learning and Visualization
Figure 3 for Teaching Digital Signal Processing by Partial Flipping, Active Learning and Visualization
Figure 4 for Teaching Digital Signal Processing by Partial Flipping, Active Learning and Visualization
Viaarxiv icon