Picture for Jonas Ney

Jonas Ney

Efficient FPGA Implementation of an Optimized SNN-based DFE for Optical Communications

Add code
Sep 13, 2024
Viaarxiv icon

Achieving High Throughput with a Trainable Neural-Network-Based Equalizer for Communications on FPGA

Add code
Jul 03, 2024
Viaarxiv icon

CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture

Add code
Apr 22, 2024
Viaarxiv icon

Real-Time FPGA Demonstrator of ANN-Based Equalization for Optical Communications

Add code
Feb 23, 2024
Viaarxiv icon

Fully-blind Neural Network Based Equalization for Severe Nonlinear Distortions in 112 Gbit/s Passive Optical Networks

Add code
Jan 17, 2024
Viaarxiv icon

Unsupervised ANN-Based Equalizer and Its Trainable FPGA Implementation

Add code
Apr 14, 2023
Viaarxiv icon

A Hybrid Approach combining ANN-based and Conventional Demapping in Communication for Efficient FPGA-Implementation

Add code
Apr 11, 2023
Viaarxiv icon

Blind and Channel-agnostic Equalization Using Adversarial Networks

Add code
Sep 15, 2022
Figure 1 for Blind and Channel-agnostic Equalization Using Adversarial Networks
Figure 2 for Blind and Channel-agnostic Equalization Using Adversarial Networks
Figure 3 for Blind and Channel-agnostic Equalization Using Adversarial Networks
Figure 4 for Blind and Channel-agnostic Equalization Using Adversarial Networks
Viaarxiv icon

HALF: Holistic Auto Machine Learning for FPGAs

Add code
Jun 28, 2021
Figure 1 for HALF: Holistic Auto Machine Learning for FPGAs
Figure 2 for HALF: Holistic Auto Machine Learning for FPGAs
Figure 3 for HALF: Holistic Auto Machine Learning for FPGAs
Figure 4 for HALF: Holistic Auto Machine Learning for FPGAs
Viaarxiv icon