Picture for Sairam Sri Vatsavai

Sairam Sri Vatsavai

HEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference

Add code
Feb 09, 2024
Viaarxiv icon

A Comparative Analysis of Microrings Based Incoherent Photonic GEMM Accelerators

Add code
Feb 07, 2024
Viaarxiv icon

High-Speed and Energy-Efficient Non-Binary Computing with Polymorphic Electro-Optic Circuits and Architectures

Add code
Apr 15, 2023
Viaarxiv icon

A Bit-Parallel Deterministic Stochastic Multiplier

Add code
Feb 14, 2023
Viaarxiv icon

SCONNA: A Stochastic Computing Based Optical Accelerator for Ultra-Fast, Energy-Efficient Inference of Integer-Quantized CNNs

Add code
Feb 14, 2023
Viaarxiv icon

An Optical XNOR-Bitcount Based Accelerator for Efficient Inference of Binary Neural Networks

Add code
Feb 03, 2023
Figure 1 for An Optical XNOR-Bitcount Based Accelerator for Efficient Inference of Binary Neural Networks
Figure 2 for An Optical XNOR-Bitcount Based Accelerator for Efficient Inference of Binary Neural Networks
Figure 3 for An Optical XNOR-Bitcount Based Accelerator for Efficient Inference of Binary Neural Networks
Figure 4 for An Optical XNOR-Bitcount Based Accelerator for Efficient Inference of Binary Neural Networks
Viaarxiv icon

Photonic Reconfigurable Accelerators for Efficient Inference of CNNs with Mixed-Sized Tensors

Add code
Jul 12, 2022
Figure 1 for Photonic Reconfigurable Accelerators for Efficient Inference of CNNs with Mixed-Sized Tensors
Figure 2 for Photonic Reconfigurable Accelerators for Efficient Inference of CNNs with Mixed-Sized Tensors
Figure 3 for Photonic Reconfigurable Accelerators for Efficient Inference of CNNs with Mixed-Sized Tensors
Figure 4 for Photonic Reconfigurable Accelerators for Efficient Inference of CNNs with Mixed-Sized Tensors
Viaarxiv icon

Silicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing

Add code
Jan 03, 2021
Figure 1 for Silicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing
Figure 2 for Silicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing
Figure 3 for Silicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing
Figure 4 for Silicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing
Viaarxiv icon