Picture for Keren Liu

Keren Liu

FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training

Add code
Dec 07, 2022
Figure 1 for FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
Figure 2 for FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
Figure 3 for FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
Figure 4 for FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
Viaarxiv icon