Picture for Erik Börjeson

Erik Börjeson

FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training

Add code
Dec 07, 2022
Keren Liu, Erik Börjeson, Christian Häger, Per Larsson-Edefors
Figure 1 for FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
Figure 2 for FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
Figure 3 for FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
Figure 4 for FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training

We design and implement an adaptive machine learning equalizer that alternates multiple linear and nonlinear computational layers on an FPGA. On-chip training via gradient backpropagation is shown to allow for real-time adaptation to time-varying channel impairments.

* To be presented at the 2023 Optical Fiber Communication Conference (OFC) 
Viaarxiv icon
Github IconAccess Paper or Ask Questions
Twitter IconFacebook IconLinkedin IconWhatsapp IconMessenger Icon